An accurate and low-cost technique is proposed for sinusoidal jitter and random jitter estimation in highspeed ADC test. Exploiting the fact that clock jitter is modulated by the slope of input signal, the proposed method can simultaneously extract both information for sinusoidal jitter and random jitter with a single high frequency test. The proposed method is computationally efficient since only one FFT, one IFFT 
Introduction
Clock jitter, defined as a random variation in the sampling instant, is an important test metric in high-speed analog-to-digital converter (ADC) test or other sampling circuits test [1, 2, 3] . This parameter is of special importance as the signal frequency and data rate increasingly get higher. In some applications, clock jitter, especially sinusoidal jitter (SJ) and random jitter (RJ), has become the bottleneck of many systems performance [2] .
Currently various jitter test methods have been proposed in [4, 5, 6, 7, 8, 9, 10] . [4] proposed an analytic signal method for ADC aperture jitter measurement. [5] developed a method for modeling and quantifying bounded Gaussian jitter, as well as bounded Gaussian noise. [6] proposed an FFT-based jitter measurement method for separating random jitter from deterministic jitter. Other examples includes IEEE standard 1057 [7] , Analog Device Inc. [8] , and Texas Instruments Inc. [9, 10] . These three methods are all dual-frequency tests where two measurements are required: a low frequency signal test and a high frequency signal test. Compared with a single frequency test, dual-frequency tests increase greatly the test time and test cost, consume large die area and hence are not suitable for being on chip. To reduce the test cost and provide alternative solutions for on-chip jitter test, the methods using only a single frequency test were proposed [11, 12, 13] , which are computationally efficient and can estimate jitter accurately. However, these methods only focus on RJ test, none of them has the ability to measure SJ. But SJ is extremely common and could occur simultaneously with RJ in real ADC test. Therefore, it is necessary to develop some new single-frequency jitter test methods that can simultaneously measure SJ and RJ.
In this letter, an accurate and low-cost method is proposed for measuring the root mean-square (RMS) values of SJ and RJ in sampling clock signal of a highspeed ADC, which requires only a single test with a high frequency input sine wave. The key idea of the proposed method is based on the intrinsic property that clock jitter is modulated by the slope of input signal. The proposed method requires only one fast Fourier transform (FFT), one inverse FFT (IFFT) and few simple arithmetic operations, and hence is computationally efficient. The algorithmic simplicity and relaxed hardware requirement make the new method well suited for built-in self-test. Furthermore, the proposed method offers great potential for accurate ADC test with low quality clock.
Problem statement
In this section, some basic concepts for jitter are first discussed, and then the problem of clock jitter measurement in ADC test is briefly described.
Basic concepts for jitter
In this letter, jitter is defined as the difference between the real clock edge and ideal clock edge. As shown in Fig. 1 , the ideal clock period is T s , and the ideal sampling instants are at time 0, T s , 2T s and so on. In real ADC test, due to inevitable device noise, crosstalk or other non-ideal factors, the real sampling edges often deviate from the ideal positions. The deviations represented by tj 0 , tj 1 , tj 2 are the clock jitter. This jitter is the total jitter at each sampling instant, and it can be the summation of several kinds of clock jitter.
In ADC test, RJ and SJ are two kinds of the most common jitter. RJ originates from device noise (thermal, shot, flicker noise), and it is unbounded and can be modeled as a Gaussian distribution with zero mean and standard deviation of j (also called as RMS value), as shown in (1) .
SJ can be generated by spread spectrum clocking, PLL (phase-locked loop) reference clock feedthrough, crosstalk, etc. Sinusoidal jitter is one kind of the most common periodic jitter and can be represented by
where B, f sin and θ are amplitude, frequency and initial phase of SJ, respectively. Another term needs to be introduced is unit interval (UI) [14] . Clock jitter measurements are often presented with respect to the clock period T. One period is called one unit interval (UI) and clock jitter can be measured in units of UIs. For example, if a 100 MHz clock signal (10 ns period) has a RMS jitter of 4.8 ps ( ¼ 4:8 ps), then its value can be given in UI by
Clock jitter measurement in ADC test
Let the input signal of an ADC be a pure sinusoidal signal V in ðtÞ where A, f in and φ are the amplitude, frequency and initial phase of sine wave, respectively. When clock jitter is taken into account, the ADC output sequence x[k] can be represented by
where T s represents ideal sampling period; tj k represents the total clock jitter at sampling instant kT s ; V h ðkT s Þ is harmonic distortion component caused by the nonlinearity of ADC; V n ðkT s Þ is ADC input-referred noise caused by ADC thermal noise and quantization noise [2] , and it follows normal distribution: V n ðkT s Þ $ Nð0; 2 n Þ. M is the data record length. In this letter, the total clock jitter tj k consists of two components: SJ and RJ, as shown in (6) .
where Át k represents RJ and follows Nð0; 2 j Þ; the second term represents SJ, and B, f sin and θ are amplitude, frequency and initial phase of SJ, respectively. In this letter, the objective of clock jitter measurement is to develop a simple algorithm to accurately estimate the RMS values of RJ and SJ, i.e., j and B= ffiffi ffi 2 p .
SJ and RJ estimation with a single frequency test
In this section, an accurate and cost-effective method for SJ and RJ test was first derived by theoretical analysis, and then realized by six-step procedure.
In ADC test community, the frequency of sampling clock is typically in the range of hundreds of Hz to a few GHz [15] , depending on the maximum allowable conversion rate of ADC under test. It means that the minimum clock period should be at nanosecond level. The RMS jitter of clock signal generator is typically required in the range of 0.1 picoseconds to several picoseconds [15] , depending on the jitter specification of ADC under test. Therefore the total clock jitter is very small compared with sampling interval, usually at the level of mUI, so Taylor expansion can be applied to (5) and the result is shown in (7) .
where the term in box is the total jitter-induced error in ADC output. It can be observed that the total jitter tj k is modulated by the slope of the input signal when it is converted to ADC output error. In this letter, we will exploit this property to estimate SJ and RJ.
SJ estimation
According to (7), SJ-induced error in ADC output can be given by
It can be observed that SJ generates two spurious components with the same amplitude but different frequencies in ADC output. Let h spur and h 1 be the amplitudes of spur and input signal in decibels, as shown in (9) and (10) Note that, (9) shows that the spur amplitude is strongly dependent on the frequency of input signal. For every doubling of the input frequency, the spur amplitude increases by about 6 dB. If the spur amplitude is larger than the intrinsic nonlinearity error of the ADC under test, it will become the largest spurious component in ADC spectrum and hence will reduce ADC SFDR (spurious free dynamic range). Combining (9) and (10), the amplitude of SJ can be given by
where h spur À h 1 can be obtained by measuring the height difference in decibels between SJ-induced spur and the fundamental bin in ADC spectrum; f in can be estimated in frequency domain if the collected data is coherent [2] , and this parameter is also needed in the following RJ estimation. Then the RMS value of SJ is B= ffiffi ffi 2 p .
RJ estimation
Let V spur ðkT s Þ represent the SJ-induced spurs, (7) can be rewritten as
The term in box is RJ-induced error in ADC output. It raises the noise floor of ADC and hence will degrade ADC signal-to-noise ratio (SNR). In order to obtain the RMS value of RJ, j , here we define the error sequence e[k] by removing the fundamental, harmonic and spurious components from the raw data x[k],
Since the fundamental, harmonic and spurious components can be identified with reasonable accuracy, the e[k] can be calculated by subtracting x[k] with the estimated fundamental, harmonic and spurious components in time domain.
In this letter, a new computationally efficient approach is proposed to easily obtain e[k] in frequency domain by the following four steps. 
Next, multiplying e[k] by cosð2f in kT s þ 'Þ, we have
Notice that the idea of this operation comes from the previous observation that jitter is modulated by the slope of input. Then, taking the sum of squares of e½k Á cosð2f in kT s þ 'Þ, we get
Combining (15) and (17), the RMS value of RJ can be estimated by (18). In (18), the A, f in and φ can be estimated directly from X[K] [2] , which is the FFT of
The procedure of the proposed method is illustrated by the flow chart shown in Fig. 1 . Note that, in step 1, both the sampling frequency f s and the frequency of input signal f in should be set to be high enough so that the effect of clock jitter on the noise floor of ADC is noticeable. Generally f s is generally set for the maximum allowable and f in is set to be close to or even exceed Nyquist frequency [8] .
From Fig. 2 we can see that the proposed method reduce the test cost greatly by simultaneously extracting both information for SJ and RJ from a single highfrequency test. Furthermore, the developed method is computationally efficient since only one FFT, one IFFT and few simple arithmetic operations are involved.
Simulation results
To demonstrate the validity of the proposed method in jitter test, simulation results are presented in this section. In simulation, both SJ and RJ are precisely known so that the estimated jitter can be compared with their ideal values. The simulation environment in MATLAB is set up as follows. The ADC is modeled as a set of transition levels. Its differential nonlinearity error follows normal distribution Nð0; 2 DNL Þ. A high-frequency sinusoidal signal with additive Gaussian white noise following Nð0; 2 n Þ is applied to the input of ADC. The amplitude of sinusoidal signal is set to be 98% of the ADC full scale and the n is chosen to be 0.5 least significant bit (LSB). In simulation, both SJ and RJ are modeled as random timing error and are added to the ideal sampling instant simultaneously. And their RMS values are set at picosecond level.
The proposed method is applied on the three different high speed ADCs and the estimated RMS SJ and RJ are summarized in Table I . In Table I , DNL is chosen according to ADC resolution such that the ADC INL (integral nonlinearity) is within 1 LSB. The signal frequency f in is set to be near Nyquist frequency such that the jitter effect is noticeable. Also the signal frequency f in , sampling frequency f s , and the data record length M are chosen to satisfy coherent sampling condition. It can be seen that the estimated SJ and RJ match the ideal values very well, the relative errors are bounded in AE1:4%, and the errors are acceptable. Fig. 3 shows the output spectra of a simulated 12-bit, 400 MS/s ADC with/ without SJ and RJ. It can be observed that when adding SJ and RJ into the ideal clock, the ADC noise floor (shown in green) is raised from −106 dB to −88 dB (due to RJ) and two significant spurs occur in ADC spectrum (due to SJ).
Conclusion
An accurate and low-cost method is proposed for simultaneously measuring SJ and RJ in ADC output. Exploiting the property that clock jitter is modulated by the slope of input signal, the proposed method can extract both SJ and RJ with only a single high-frequency test. The proposed method is computationally efficient since only one FFT, one IFFT and few simple arithmetic operations are involved. Simulation results show that the relative errors between the estimated SJ/RJ and the ideal values are within AE1:4%. The developed method is well suited for built-in self-test and also offers an alternative approach for accurate ADC test with low quality clock.
